G - Physics – 06 – F
Patent
G - Physics
06
F
354/224
G06F 11/10 (2006.01) G06F 12/12 (2006.01)
Patent
CA 1302575
NE-141 "Fault Detection Circuit Capable of Detecting Burst Errors in an LRU Memory" ABSTRACT OF THE DISCLOSURE A fault detection circuit comprises an LRU memory having a series of bit storage cells for storing data bits therein, the stored bits indicating relationships between most recently referenced timings for each of address levels. Updating input data bits are generated by an LRU update logic in response to the LRU memory being accessed from an external source and applying the generated updating input data bits to the LRU memory to cause same to generate updated output data bits. One of the updating input data bits is inverted prior to application to the LRU memory. An error detection circuit is responsive to the updated output data bits for detecting an error therein. One of the updated output data bits corresponding in binary significant position to the inverted updating input data bit is inverted prior to application to the error detection circuit. The inversion processes at the input and output of the LRU memory allow error-free data bits to be unaffected and the inversion process at the output of the memory causes a string of all zero's or all one's therein to be converted to a pattern which can be detected as an illegal by the error detection circuit.
564103
Corporation Nec
Smart & Biggar
LandOfFree
Fault detection circuit capable of detecting burst errors in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fault detection circuit capable of detecting burst errors in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault detection circuit capable of detecting burst errors in... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1174716