Parity checking apparatus

Details Parity checking apparatus Parity checking apparatus

G - Physics

06

F

354/222

G06F 11/00 (2006.01) G06F 11/10 (2006.01) G06F 13/40 (2006.01) G06F 13/00 (2006.01)

Patent

CA 1322605

ABSTRACT OF THE DISCLOSURE Apparatus and methods for performing parity checking in an environment in which devices which perform parity checking and those which do not are connected to the same synchronous bus. The bus includes a parity enable line, which carries an parity enable signal indicating that the device transmitting data on the bus is a parity device which provides the parity of the data it transmits, a parity line, which carries the parity of the data being transmitted, and a parity error line which carries a parity error signal indicating whether the receiving device detected a parity error. The data is transmitted in a first bus cycle, the parity enable signal and the parity are transmitted in the following bus cycle, and the receiving device transmits the parity error signal in the next bus cycle after that. The bus interface for each parity device includes a parity generator and logic which generates the parity and parity enable signals and receives the parity error signal when the parity device is transmitting and which receives the parity and parity enable signals and generates the parity error signal when the device is receiving. The apparatus is used with system diagnostic apparatus which records the occurrence of any parity error among devices attached to the bus.

595154

Affiliated with

Also associated with

Rating

Parity checking apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parity checking apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parity checking apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1176665