Cmos latch-up recovery circuit

Details Cmos latch-up recovery circuit Cmos latch-up recovery circuit

H - Electricity

02

H

323/4

H02H 7/10 (2006.01) H02H 7/12 (2006.01) H02M 3/335 (2006.01) H02M 1/00 (2006.01)

Patent

CA 1287103

ABSTRACT An overcurrent shut down circuit for use in a switching regulator power supply comprised of circuitry for detecting the average current of a pulse width modulated input signal, comparing the average current with a predetermined threshold level and reducing the duty cycle of the pulse width modulated signal to zero thereby shutting off the power supply, in the event the detected current exceeds the threshold level, indicating excess current being drawn from an output circuit of the supply. Time delay circuitry is provided for resetting the shut down circuit and restoring the regulator to normal operation after a predetermined amount of time has elapsed subsequent to the power supply being shut down. The overcurrent shut down circuit provides for recovery from CMOS latch-up and other excess current drawing fault conditions without requiring that the power supply be manually turned off. The circuit is of straightforward and inexpensive design and occupies very little circuit board area.

507268

Affiliated with

Also associated with

Rating

Cmos latch-up recovery circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cmos latch-up recovery circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cmos latch-up recovery circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1188378