Enhanced cpu microbranching architechture

Details Enhanced cpu microbranching architechture Enhanced cpu microbranching architechture

G - Physics

06

F

354/230.71, 354/

G06F 9/22 (2006.01) G06F 9/40 (2006.01) G06F 9/42 (2006.01)

Patent

CA 1233568

ABSTRACT Hardware for performing microcode branching in a central processing unit allows for two different speeds of branches which can be used by microcode and includes flexibility to optionally inhibit the extra lines which enter the pipeline on a branch. A default branch path can be taken for a test result not yet available and can be replaced with a correct branch target during a clock pause if the test result is false. A return address stack is provided with decoupled loading and pushing to accommodate the two branching speeds. Microcode can specify loading the return address stack with a literal or register value to allow vectored branching and return to a desired line after a delayed call.

536871

Affiliated with

Also associated with

Rating

Enhanced cpu microbranching architechture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Enhanced cpu microbranching architechture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced cpu microbranching architechture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1224200