G - Physics – 06 – F
Patent
G - Physics
06
F
354/244
G06F 12/08 (2006.01)
Patent
CA 1223974
- 44 - INTERLEAVED SET-ASSOCIATIVE MEMORY Abstract In a processing system comprising a main memory for storing blocks of four contiguous words of information, a cache memory for storing selected ones of the blocks, and a two-word wide bus for transferring words from the main memory to the cache, the cache memory is implemented in two memory parts as a two-way interleaved two-way set- associative memory. One memory part implements odd words of one cache set and even words of the other cache set, while the other memory part implements even words of the one cache set and odd words of the other cache set. Storage locations of the memory parts are grouped into at least four levels with each level having a location from each of the memory parts and each of the cache sets. The cache receives a block over the bus in two pairs of contiguous words. The cache memory is updated with both words of a word pair simultaneously. The pairs of words are each stored simultaneously into locations of one of either of the cache sets, each word into a location of a different memory part and of a different level. Cache hit check is performed on all locations of a level simultaneously. Simultaneously with the hit check, all locations of the checked level are accessed simultaneously.
477129
American Telephone And Telegraph Company
Kirby Eades Gale Baker
LandOfFree
Interleaved set-associative memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interleaved set-associative memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaved set-associative memory will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1235470