Three phased pipelined signal processor

Details Three phased pipelined signal processor Three phased pipelined signal processor

G - Physics

06

F

354/230.87

G06F 9/38 (2006.01) G06F 17/10 (2006.01)

Patent

CA 1248638

THREE PHASED PIPELINED SIGNAL PROCESSOR Abstract This processor is a single chip implementation of an architecture that is designed to expeditiously handle certain tasks commonly associated with signal processing. Sequential multiply and accumulate operations, in particular, can be accomplished quite efficiently. The processor is pipelined in two areas. Instructions are passed through a three phase pipeline and consist of fetch, decode and execute, while the multiplier utilizes a two phase pipeline. The data flow is parallel and of 16-bit width throughout. The instruction store is maintained separately from the data store and provisions are included for having the processor enabled to read and write its own instruction store. Some parallel or compound instructions are implemented to permit transfer actions such as storage or I/O to or from instruction registers to occur concurrently with a compute action in different segments of the data flow. The arithmetic capabilities of the processor include both the separate multiplier and a full arithmetic logic unit. Two DMA modes are permitted. Extensive diagnostic capabilities, some of which utilize the processor's ability to read and write its own instruction store, are also included.

501494

Affiliated with

Also associated with

Rating

Three phased pipelined signal processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Three phased pipelined signal processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Three phased pipelined signal processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1252280