G - Physics – 06 – F
Patent
G - Physics
06
F
354/234, 354/230
G06F 13/16 (2006.01) G06F 15/16 (2006.01) G06F 15/167 (2006.01)
Patent
CA 1319761
ABSTRACT A system of arbitration for access to a common memory by two asynchronous microprocessors without excluding either microprocessor for more than a predetermined, limited period of time. Two asynchronous microprocessors are connected to a common memory through an arbitration controller with a connection to transmit a "not ready" signal to one microprocessor requesting access when the other is in the process of accessing the common memory. A flip flop is connected to generate a predetermined signal output when a microprocessor requires access to the common memory, and this predetermined signal initiates a shift register to provide the internal timing of the asynchronous microprocessor requiring such access to bring it into synchronism with the clock controlling the internal cycle of the common memory. When there is contention for access to the common memory, a flip flop connects one microprocessor to the common memory, where such connection is maintained only for a predetermined, limited period of time, when access is returned to the first microprocessor. Access to the common memory by any microprocessor is always for only this one, predetermined, limited period of time.
612652
Kinter Harold Blaine
Westcott Gerald Ralph
Betzdearborn Inc.
International Business Machines Corporation
Saunders Raymond H.
LandOfFree
Asynchronous microprocessor random access memory arbitration... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asynchronous microprocessor random access memory arbitration..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous microprocessor random access memory arbitration... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1255892