Multiple page programmable logic architecture

Details Multiple page programmable logic architecture Multiple page programmable logic architecture

H - Electricity

03

K

328/128

H03K 19/177 (2006.01)

Patent

CA 1331638

MULTIPLE PAGE PROGRAMMABLE LOGIC ARCHITECTURE ABSTRACT OF THE DISCLOSURE A PLA is organized into a plurality of pages of programmable logic arrays, including means for selecting an appropriate set of one or more of the plurality of pages of programmable logic arrays, including means for selecting an appropriate set of one or more of the plurality of pages for operation at any given time. Means are provided for switching pages when necessary in response to input signals including, if desired, signals fed back from the output leads of the PLA, or internal leads within the PLA. By having only a selected one or more of the pages of the PLA operable at any given time, the number of product and sum terms functioning at any given time is significantly less than the total number of product and sum terms available in the device, thereby minimizing power consumption. Furthermore, by utilizing a paged architecture, speed is increased and power consumption reduced since the number of leads connected to, and thus the capacitance of, the product and/or sum term lines is reduced.

614376

Affiliated with

Also associated with

Rating

Multiple page programmable logic architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple page programmable logic architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple page programmable logic architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1266087