G - Physics – 06 – F
Patent
G - Physics
06
F
354/230.7, 354/2
G06F 9/28 (2006.01) G06F 9/26 (2006.01)
Patent
CA 1223969
MICROCODE CONTROL OF A PARALLEL ARCHITECTURE MICROPROCESSOR Abstract A microprogrammed parallel processor including a plurality of subprocessors operates under the control of microinstructions. Each microinstruction contains a plurality of micro-operations each of which re- quires one or more subprocessors for execution. All micro-operations for which required subprocessors are available are immediately carried out. Any remaining micro-operations within a microinstruction which are not executed due to lack of subprocessor availability are recycled. These remaining micro operations are executed in subsequent cycles as a required subpro- cessor becomes available. The entire microin- struction is not recycled but only those portions of it, i.e., the unexecuted micro-operations, are recycled and executed in a subsequent cycle. The microinstruction being executed is stored in a latch until all micro-operations within the microin- struction are executed. At that time, the next microinstruction is fetched into the latch.
481788
International Business Machines Corporation
Kerr Alexander
LandOfFree
Microcode control of a parallel architecture microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microcode control of a parallel architecture microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcode control of a parallel architecture microprocessor will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1296079