Semiconductor memory array

G - Physics – 11 – C

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

352/40

G11C 17/00 (2006.01) G11C 7/14 (2006.01) G11C 11/34 (2006.01) G11C 16/28 (2006.01) G11C 17/18 (2006.01)

Patent

CA 1171527

PHA 1048 13 12-3-1981 ABSTRACT: "Semiconductor memory array." An improved read-only memory arrangement for generating a differential output signal within the memory array (11) itself incorporates a column of reference cell translators (16) and a single reference bit line (13) within the same general area occupied by the memory cell transistors (10) and memory main bit lines (12). Each word line is coupled to the gate of one of the reference cell transistors (16) as well as to the gates of the memory cell transistors (10) lying in the same row. The reference bit line voltage is maintained substantially midway between the high and low potential levels of the main bit lines to produce a differential output voltage for sensing pur- poses.

379548

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory array will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-1304052

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.