G - Physics – 11 – C
Patent
G - Physics
11
C
352/41
G11C 11/34 (2006.01) G11C 8/08 (2006.01) G11C 8/10 (2006.01)
Patent
CA 1169963
ABSTRACT OF THE DISCLOSURE A semiconductor memory decoder (10) includes an OR gate (12) which receives a multi-bit memory address. A node (26) is precharged to a low state and driven to a high state when the OR gate (12) is not selected by the address. A node (34) is precharged to a high state and pulled to ground when the node (26) is driven to a high state. The high state precharged on the node (34) is conveyed to a node (40) which is connected to the gate terminal of a row driver transistor (54) and to a node (46) which is connected to the gate terminal of a row driver transistor (64), The one of the nodes (40,46) not connected to a selected row line is isolated from the node (34) to render conductive the corresponding nonselected row driver transistor (54,64). A high voltage state row driver signal (RDO,RDl) is transmitted through the selected row driver transistor (54,64) to charge the selected row line (56,66). A low voltage state row driver signal is transmitted through the nonselected row driver transistor (54,64) to hold the nonselected row line at ground.
378851
Kirby Eades Gale Baker
Mostek Corporation
LandOfFree
Semiconductor memory decoder with nonselected row line hold... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory decoder with nonselected row line hold..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory decoder with nonselected row line hold... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1310241