Parallel processor error checking

Details Parallel processor error checking Parallel processor error checking

G - Physics

06

F

354/223.1

G06F 11/10 (2006.01)

Patent

CA 1292579

ABSTRACT A system for error correction in the reading and writing of data to memory in a multiprocessor environment such as a parallel processor. The data written to and read from memory for each processor is channeled through a single error correcting system which effectively treats the data for plural memories associated with plural processors as a single data word and generates a single error correcting code for that combined data word. By applying a single error correcting methodology to a plurality of memories and associated processors, far greater efficiency is achieved in the parallel processor environment. The read and write operations for the plural memories must be accomplished substantially simultaneously in order that the read and write operations can be treated as acting on a single word and a single error correcting code generated. This ideally suits the system for use in parallel processor environments where the processing function is distributed over a multiplicity of processors and associated memories, acting in parallel.

546500

Affiliated with

Also associated with

Rating

Parallel processor error checking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel processor error checking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processor error checking will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1312987