High speed data bus structure and system

Details High speed data bus structure and system High speed data bus structure and system

G - Physics

06

F

356/12, 328/148,

G06F 13/40 (2006.01)

Patent

CA 1211851

64 HIGH SPEED DATA BUS STRUCTURE AND SYSTEM ABSTRACT OF THE INVENTION A very high speed data bus system for communication among the various functional units that may constitute a large computer system. The functional units are mounted in immediately adjacent connectors on the backplane to define a populated section of effective characteristic impedance Z0' and one or two unpopulated sections of impedance Z0. A popu- lated end of the transmission line is resistively terminated with a resistance corresponding to Z0' while the unpopulated end is terminated with a resitance corresponding to Z0. The border between the populated and unpopulated sections is terminated with a resistance corresponding to 1/(1/Z0'-1/Z0), thus eliminating signal reflections. Driver gating circuitry responsive to first and second data input signals, an enable signal, and a conditional inversion input signals performs multiple levels of gating with a minimum of propagation delay. The preferred differential receiver amplifies a rela- tively low level differential input signal and performs an exclusive OR function with a conditional inversion signal with a minimum propagation delay between the signal input and an output line pair. Each functional unit has an associated port which operates to accept all related information that makes up a communication, or if this cannot be done, to accept none of the information. To implement the indivisi- bility of transfers, the control logic for each port includes screening circuitry responsive to the state of the ports's functional unit for selectively accepting or rejecting bus information, and further includes screening constraint cir- cuitry to ensure that the port accepts all or none of the information that makes up the transfer. Depending on the flag, the rejection may be total, or may apply only to a designated class of transfers.

475219

Affiliated with

Also associated with

Rating

High speed data bus structure and system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed data bus structure and system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed data bus structure and system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1318473