G - Physics – 06 – F
Patent
G - Physics
06
F
354/197, 354/221
G06F 15/16 (2006.01) G06F 7/50 (2006.01) G06F 9/38 (2006.01) G06F 15/80 (2006.01)
Patent
CA 1201208
ABSTRACT OF THE DISCLOSURE A plurality of identical processor cells (Pll-Pnm) interconnected to form a data processor for processing digital data signals. Each cell includes an arithmetic processing element 20 having three input terminals (D1, D2, C) and two arithmetic output terminals (PLUS, CARRY). A plurality of memories (22, 24, 26, 36) connected to said arithmetic processing element (20) are individually controllable to supply selected ones of a plurality of predetermined data signals to the input terminals of said processing element in response to control signals from a controller (12). The memories are connected to the arithmetic processing element and the controller such that both logical and arithmetic operations are per- formed. The data processor includes n times m cells (P) interconnected in an m by n matrix with interior cells and edge cells. Each interior cell is connected to four neighboring cells and each edge cell is con- nected to at least two neighboring cells and to a data input/output means (10) which supplies data to some of the edge cells and receives data from some of the edge cells. The arithmetic processing element preferably is a full adder (20) having two data input terminals, a carry input terminal, a sum output terminal and a carry output terminal. The memories includes first, second and third single-bit data registers (22, 24, 26), each selectively controllable to load one of the plurality of predetermined data signals, and a multi-bit memory (36) such as a RAM having an output terminal and selectively addressable storage locations. Each cell includes a data bus (BUS) and signal selection means (MUX) for selectively applying one of a plurality of data signals, including at least the signals from the sum output terminals of the adder and the output terminal of the multi-bit memory, to the data bus.
447535
Macrae & Co.
Martin Marietta Corporation
LandOfFree
Geometric-arithmetic parallel processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Geometric-arithmetic parallel processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Geometric-arithmetic parallel processor will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1333120