Programmable logic array

Details Programmable logic array Programmable logic array

G - Physics

06

F

324/58.1

G06F 11/26 (2006.01) G01R 31/3185 (2006.01) G06F 11/27 (2006.01)

Patent

CA 1273062

PROGRAMMABLE LOGIC ARRAY Abstract of the Disclosure Built-in self-test programmable logic arrays use a deterministic test pattern generator to generate test patterns such that each cross point in an AND-plane can be evaluated sequentially. A multiple input signature register which uses XQ + 1 as its characteristic poly- nomial is used to evaluate the test results, where Q is the number of outputs. The final signature can be further compressed into only ONE bit. Instead of only determining the probability of fault detection, in this scheme, the fault detection capability has been analyzed using both the stuck at fault and the contact fault model. It can be shown that all of these faults can be detected. Shorts between two adjacent lines can be detected by using NOR gates.

550352

Affiliated with

Also associated with

Rating

Programmable logic array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1334289