Digital signal framing systems and methods

Details Digital signal framing systems and methods Digital signal framing systems and methods

H - Electricity

04

L

H04L 7/08 (2006.01) H04J 3/06 (2006.01)

Patent

CA 2278900

A method and apparatus for detecting framing alignment sequence within a received bit stream. A stream state memory is assigned for each possible location of the framing alignment sequence. Bits of a particular stream are loaded into the respective stream state memory. If the bits do not match an acceptable subsequence of the framing alignment sequence then the stream is eliminated from consideration by writing an exile state to the respective stream state memory. Then subsequently received bits are used to transition either to the next state if the next bit is a correct bit in the framing alignment sequence, or to the exile state if the bit is not the correct bit. After all of the streams have been exiled but one, the remaining stream may contain the framing alignment sequence. However, it may be that a certain number of correctly received bits are required to declare in-frame with sufficient certainty in which case incoming bits will continue to be processed until this is satisfied. Examples are given relating to DS1 superframe and extended superframe framing alignment sequences.

Affiliated with

Also associated with

Rating

Digital signal framing systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital signal framing systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal framing systems and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1391135