G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 13/40 (2006.01)
Patent
CA 2408252
A bus arbitration scheme is implemented in a system where an arbitrary assembly of nodes on a system bus have been resolved into an acyclic directed graph. The hierarchical arrangement of nodes has one node designated a root while all other nodes have established parent-child relationships with the nodes to which they are linked. Each node may have a plurality of connected child ports with a predetermined acknowledgment priority scheme established. Fair bus access arbitration provides for bus granting in a sequence corresponding to the predetermined port priorities allowing all nodes a turn on the bus. The root node may always assert its priority access status to gain bus access which is useful for accommodating a root node which requires isochronous data transfer. Alternatively, a token passing arbitration scheme may be implemented where the token for bus access is passed around the nodes according to the above-described predetermined port priority scheme. Preemptive bus initialization may be triggered by any node upon detection of a necessitating error or addition or removal of a connection to an existing node.
Apple Computer Inc.
Apple Inc.
Riches Mckenzie & Herbert Llp
LandOfFree
Method and apparatus for pre-emptively arbitrating on an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for pre-emptively arbitrating on an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for pre-emptively arbitrating on an... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1430532