H - Electricity – 04 – B
Patent
H - Electricity
04
B
H04B 1/16 (2006.01) H03M 13/41 (2006.01) H04L 25/03 (2006.01)
Patent
CA 2056328
The invention relates to a receiver for a digital transmission system comprising a transmit channel having a storage depth n with an analog signal processing section, which receiver comprises an analog-to-digital converter and an equalizer which has a digital signal processing section that includes a memory means with a register for storing state transitions. For a reduction of manufacturing costs there is proposed that the registers (331, 332, 333) of the memory means (33) all comprise 2n'memory locations, with 1<= n' < n, that the memory means (33) comprises a memory path register (334) in which at each discrete instant (i) at least n previous bits (b i-1, ..., b i- n, b in'-1,...,b i-n, ...) are stored for 2n' states commencing at a first previous bit (b i+1). A minimum "0"- path or minimum "1"-path respectively, and the assigned overall probability parameters are formed by means of the bit sequences of all the 2n' possible "0"-paths or "1"-paths respectively, having the smallest probability parameter. The binary value which is assigned to the smaller of the two considered overall probability parameters has an estimate ~ for the bit b i-n' and reliability information P(~) for this estimate ~ is formed on the basis of the two considered overall probability parameters.
Fetherstonhaugh & Co.
Koninklijke Philips Electronics N.v.
N.v. Philips Gloeilampenfabrieken
LandOfFree
Digital receiver with reduced memory requirement for viterbi... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital receiver with reduced memory requirement for viterbi..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital receiver with reduced memory requirement for viterbi... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1438417