G - Physics – 06 – F
Patent
G - Physics
06
F
354/223.1
G06F 12/02 (2006.01) G06F 12/08 (2006.01)
Patent
CA 2019727
Abstract of the Invention A method for identifying data stored in a shared memory resource of a data processing system to support compatibility of the processing system with CPU's with write-through caches, and CPU's with write-back caches, and CPU's without caches over a common data bus.
Chisvin Lawrence A. P.
Grooms John K.
Rantala Joseph F.
Chisvin Lawrence A. P.
Digital Equipment Corporation
Grooms John K.
Rantala Joseph F.
Smart & Biggar
LandOfFree
Cache support architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache support architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache support architecture will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1488422