Method and apparatus for reducing jitter of a program clock...

Details Method and apparatus for reducing jitter of a program clock... Method and apparatus for reducing jitter of a program clock...

H - Electricity

04

N

H04N 7/50 (2006.01) H04L 12/56 (2006.01) H04N 7/24 (2006.01) H04N 7/62 (2006.01)

Patent

CA 2254476

Disclosed is a method for reducing a jitter of a program clock reference in a transport stream of an MPEG signal transmitted over ATM system, which comprises: a step for correcting PCR to PCR-(T-.delta.) if ~PCR-STC~ > T-.delta.-.DELTA. is true and sign(PCR-STC)>0 is true, correcting PCR to PCR+(T- .delta. ) if ~PCR-STC~ > T-.delta.-.DELTA. is true and sign(PCR-STC)>0 is false, and making no correction if ~PCR-STC~ > T-.delta.-.DELTA. is false, wherein the program clock reference received is represented by PCR, a system time clock at the time when the program clock reference is received is represented by STC, a period of a transport stream packet at an output terminal of an MPEG encoder is represented by T, a packet transmission time of the transport stream packet at an input terminal of the apparatus is represented by .delta., and a tolerable range is represented by .DELTA..

Affiliated with

Also associated with

Rating

Method and apparatus for reducing jitter of a program clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for reducing jitter of a program clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing jitter of a program clock... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1525328