Error correction code with write error preservation for...

G - Physics – 06 – F

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 11/20 (2006.01) G06F 11/10 (2006.01)

Patent

CA 2130408

ABSTRACT A computer system and method of using the same is provided which system has a CPU, a bus, and add-on memory. The CPU has parity generation and detection capabilities but does not necessarily have error correction capabilities. The present invention provides error correction capabilities in add-on memory or in association with the add-on memory which allows error correction of single bit read errors from the add-on memory and also allows for the detection of multiple bit read errors and the detection of write errors by byte location of the write errors.

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

Error correction code with write error preservation for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correction code with write error preservation for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction code with write error preservation for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-1569001

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.