Single and multistage stage fifo designs for data transfer...

Details Single and multistage stage fifo designs for data transfer... Single and multistage stage fifo designs for data transfer...

H - Electricity

04

L

H04L 7/00 (2006.01) G06F 5/08 (2006.01) G06F 5/10 (2006.01)

Patent

CA 2106271

An improved multi-stage synchronizer. The inventive synchronizer includes a first memory for storing data, a second memory means connected to the output of said first memory means for storing data, and a third memory for storing data connected to the output of said second memory means. The second memory includes a plurality of multi-stage first-in, first-out memory devices. In a particular embodiment, the first and third memories are implemented with synchronous single stage first-in. first-out memories. In a preferred embodiment, the first-in, first-out memories are designed to allow data to be read and written during a single clock cycle after the memory is full. This is achieved by adding an external read signal to the 'not full' signal generated by the device. The provision of single stage FIFO memories on either side of a multi-stage FIFO memory allows for lower set up time and output delay at higher operational speeds.

Affiliated with

Also associated with

Rating

Single and multistage stage fifo designs for data transfer... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single and multistage stage fifo designs for data transfer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single and multistage stage fifo designs for data transfer... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1619244