G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 13/16 (2006.01) G01R 31/26 (2006.01) G06F 11/22 (2006.01) G06F 12/02 (2006.01) G11C 29/16 (2006.01) G06F 11/10 (2006.01) G06F 12/06 (2006.01)
Patent
CA 2074750
An electronic circuit (10) for controlling and testing up to eight banks (12) of RAMs (14l - 14n) includes a controller portion (20) for controlling accessing of the RAM banks to permit read and write operations to be carried out, and for initiating testing of the RAMs as well. The circuit (10) also includes a data path portion (22) for detecting parity errors in the data written to and read from the RAMs as well as for detecting errors which occur during testing initiated by thecontrol portion. An interface portion (24) may also be provided to allow test commands, status information and error data to be communicated to and from the circuit (10) across a four-wire boundary scan bus.
American Telephone And Telegraph Company
Kirby Eades Gale Baker
LandOfFree
Method and apparatus for programmable memory control with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for programmable memory control with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for programmable memory control with... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1624830