H - Electricity – 04 – B
Patent
H - Electricity
04
B
H04B 1/16 (2006.01) H04L 7/02 (2006.01) H04L 27/38 (2006.01)
Patent
CA 2045338
In a clock recovery circuit, a received APSK signal is sampled at a frequency N times higher than the transmitted clock in response to a first clock from a local clock source, and quantized into orthogonal digital APSK samples. An envelope of the orthogonal APSK digital samples is detected (3) and phase correlations are detected (5) between the envelope and locally generated orthogonal sinusoidal signals and averaged by a low-pass filter (6). The arctangent between the low-pass filtered orthogonal signals is detected (7) and applied to a subtracter (8). A threshold comparator (9) compares the subtracter output with N successive values. A digital V.C.O. (10) is supplied with an output signal from the comparator (9) to generate a sample clock fc at a frequency 1/N of the frequency of the first clock fs for sampling the digital samples from the A/D converter (1). A phase difference is detected by a phase comparator (12) between the second clock fc and the sample clock fc, the phase difference being applied to the subtracter (8) in which the difference between it and the arctangent is determined. The V.C.O. (10) controls the timing of the sample clock in response to the first clock fs in accordance with the output of the threshold comparator (9).
Corporation Nec
Smart & Biggar
LandOfFree
Clock recovery circuit with open-loop phase estimator and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock recovery circuit with open-loop phase estimator and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock recovery circuit with open-loop phase estimator and... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1640867