G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 15/16 (2006.01) G06F 1/12 (2006.01) G06F 15/17 (2006.01)
Patent
CA 2581524
A data processing apparatus includes a plurality of CPU modules each including a CPU. Each of the plurality of CPU module includes a clock source, a clock counter, an I/O module, a first data adder, and a timing adjuster. The first data adder reads a value of the clock counter, adds a predetermined offset value to the read value to generate a timing value, and adds the generated timing value to the packet designated to the CPU. The timing adjuster adjusts timing of transmitting the packet to the CPU, based on the timing value of the packet received from the first data adder and the value of the clock counter.
Corporation Nec
Smart & Biggar
LandOfFree
Data processing apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1684384