H - Electricity – 05 – K
Patent
H - Electricity
05
K
H05K 3/22 (2006.01) H05K 13/00 (2006.01)
Patent
CA 2652107
There is disclosed a method, system, and screen for reducing solder voids on circuit boards. In an embodiment, there is provided a method of reducing solder voids on a circuit board, comprising: locating via holes provided at a conductive landing pad; and covering at least some of the via holes with a coating, whereby gases from the covered via holes are prevented from expanding and forming voids. In another embodiment, the method further comprises covering the location of at least some of the via holes in a pattern of strips, whereby more of the via holes may be covered by the coating while reducing areas of the conductive landing pad covered by the coating. In another embodiment, the coating and removal process may be performed at the same time as when all other areas of the circuit board are coated and removed, such that a separate manufacturing step is not required.
Research In Motion Limited
Ridout & Maybee Llp
LandOfFree
Solder void reduction on circuit boards does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Solder void reduction on circuit boards, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Solder void reduction on circuit boards will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1755963