Personal computer memory bank parity error indicator

Details Personal computer memory bank parity error indicator Personal computer memory bank parity error indicator

G - Physics

06

F

354/224

G06F 11/10 (2006.01) G06F 11/07 (2006.01)

Patent

CA 2021834

PERSONAL COMPUTER MEMORY BANK PARITY ERROR INDICATOR ABSTRACT A personal computer has two memory banks respectively connected to two parity check units operative to detect parity errors. Upon doing so, each unit feeds a parity error signal to a separate latch. The latches are connected to a logic circuit which is in turn connected to an interrupt controller that initiates an interrupt when a parity error occurs. One latch is further connected to a check bit of a register of an I/O port and the check bit is set by said one latch. An interrupt handler reads the register and provides messages indicating which memory bank caused the parity error.

Affiliated with

Also associated with

Rating

Personal computer memory bank parity error indicator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Personal computer memory bank parity error indicator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Personal computer memory bank parity error indicator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1758507