System for compiling algorithmic language source code into...

Details System for compiling algorithmic language source code into... System for compiling algorithmic language source code into...

G - Physics

06

F

G06F 9/44 (2006.01) G06F 9/00 (2006.01) G06F 17/50 (2006.01)

Patent

CA 2148813

2148813 9410627 PCTABScor01 A configurable hardware system for implementing an algorithmic language program, including a programmable logic device (PLD) (11), a hardware resource connectible to the PLD (e.g. 13), and a programmable connection (e.g. 58), all of which may be configured as a module or distributed processing units (DPU) (80). The hardware resource may include a serial processing device such as a DSP (28), a PLD (11), a memory device (27), or a CPU. An extensible processing unit (EPU) can be built out of multiple DPUs, each connected to other modules by one or more of several buses. In addition, a method is provided for translating source code (201) in an algorithmic language into a configuration file (207, 208, 209) for implementation on one or more DPUs. The method includes four sequential phases of translation: a tokenizing phase, a logical mapping phase, a logic optimization phase, and a device specific mapping phase.

Affiliated with

Also associated with

Rating

System for compiling algorithmic language source code into... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for compiling algorithmic language source code into..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for compiling algorithmic language source code into... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1782554