Linearized three state phase detector

Details Linearized three state phase detector Linearized three state phase detector

G - Physics

01

R

324/33

G01R 25/00 (2006.01) H03D 13/00 (2006.01) H03L 7/089 (2006.01)

Patent

CA 2036314

A linearized three state phase detector (300) that exhibits a linear transfer function of phase to current or charge at and around the zero phase error region. The inputs to the D flip-flops (301 and 302) are tied to a logic high. The first flip-flop (301) is clocked with reference signal Fr while the other flip-flop (302) is clocked with a variable frequency feedback signal Fv. Fv is typically from a voltage controlled oscillator in a phase locked loop. The outputs of the flip-flops are ANDed together with the result of this operation going through a delay element (304) before reseting one of the flip- flops (301). The other flip-flop (302) is reset by the output of the AND gate (304) without the delay element (304). Each flip-flop output enables a charge pump - one negative polarity (306) and one positive polarity (305). The present invention (300) will maintain a lock condition in a phase locked loop by extending the DOWN pulse enabling the negative polarity charge pump (306) to the same width as the UP pulse that enables the positive pump (306). This will create a net zero charge from the present invention (300).

Affiliated with

Also associated with

Rating

Linearized three state phase detector does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linearized three state phase detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linearized three state phase detector will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1798288