Sram emulator

Details Sram emulator Sram emulator

G - Physics

11

C

G11C 11/4193 (2006.01) G11C 7/10 (2006.01) G11C 7/22 (2006.01) G11C 8/18 (2006.01) G11C 11/408 (2006.01)

Patent

CA 2340804

A memory controller providing a synchronous SRAM interface to an embedded DRAM is disclosed. To achieve maximum performance DRAM timing, control logic is emulated in the controller to produce DRAM control signals. Control signal timing can be flexibly adjusted using control registers. The memory controller's interface and the DRAM's interface operate in separate clock domains. In other words, since the timing of DRAM control signals is asynchronous from the interface clock and based on the embedded DRAM timing emulation, all margins can be minimized. The SRAM interface can operate in a wide range of clock frequencies, which are not restricted to ratios of multiples of the embedded DRAM clock frequency. The controller produces the DRAM clock signal asynchronously with respect to the interface clock. Therefore improved DRAM performance is achieved without modifying the embedded DRAM logic, to improve performance of the system in which the DRAM is embedded within.

Affiliated with

Also associated with

Rating

Sram emulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sram emulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sram emulator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1869386