H - Electricity – 03 – L
Patent
H - Electricity
03
L
H03L 7/22 (2006.01) H03J 7/02 (2006.01) H03L 7/07 (2006.01) H03L 7/085 (2006.01) H03L 7/14 (2006.01) H03L 7/23 (2006.01)
Patent
CA 2130871
A phase-locked loop circuit with holdover. mode is formed utilizing a primary and secondary phase-locked loop circuits. Each loop circuit comprises a phase detector, loop filter, VCXO and frequency divider. The secondary loop is configured such that its output is very stable. The primary loop is phase-locked on a received reference clock signal and the second loop is phase locked on the output of the primary loop. The scaled output of the secondary loop being parallel to the reference clock signal. If the incoming reference signal is interrupted or lost the circuit is switched to a holdover mode where the input of the primary loop is switched to the stable scaled output of the secondary loop. In holdover mode, the output, of the primary loop is phase-locked to the stable output of the secondary loop. When the reference clock signal is reestablished, the input of the primary loop is switched back to the reference clock signal.
Alder John M.
Bontekoe Hendricus Maria Hyacinthus
American Telephone And Telegraph Company
Kirby Eades Gale Baker
LandOfFree
Method and apparatus for a phase-locked loop circuit with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a phase-locked loop circuit with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a phase-locked loop circuit with... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1991975