H - Electricity – 04 – L
Patent
H - Electricity
04
L
H04L 12/56 (2006.01) H04N 7/00 (2006.01)
Patent
CA 2387110
An inverse transport processor system for a TDM packet signal TV receiver includes apparatus for selectively extracting desired payloads of program component data and coupling this data to a common buffer memory data input port. A microprocessor associated with the system also couples data to the common buffer memory data input port. The respective component payloads and data generated by the microprocessor are stored in respective blocks of the common buffer memory in response to associated memory address which are applied to a memory address input port by an address multiplexer. A decryption device is included to decrypt payload data according to packet specific decryption keys. In addition a detector is included to detect payloads including entitlement data. Payloads containing entitlement data are directed via the common buffer memory to a smart card which generates the packet specific decryption keys. A memory data output port is coupled to a bus interconnected with the respective program component processors. Responsive to data requests from the respective program component processors, and data write requests from the component payload source, memory access for read and write functions is arbitrated so that no incoming program data is lost, and all component processors are serviced.
Bridgewater Kevin Elliott
Deiss Michael Scott
Craig Wilson And Company
Thomson Consumer Electronics Inc.
LandOfFree
Packet video signal inverse transport processor memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packet video signal inverse transport processor memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet video signal inverse transport processor memory... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-2008625