Dynamic multi-mode parallel processor array architecture...

G - Physics – 06 – F

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 15/80 (2006.01) G06F 7/57 (2006.01) G06F 9/30 (2006.01) G06F 9/318 (2006.01) G06F 9/38 (2006.01) G06F 15/173 (2006.01) F02B 75/02 (2006.01)

Patent

CA 2073516

EN9-91-127 DYNAMIC MULTI-MODE PARALLEL PROCESSOR ARRAY ARCHITECTURE COMPUTER SYSTEM ABSTRACT OF THE DISCLOSURE A Parallel RISC computer system is provided by a multi-mode dynamic multi-mode parallel processor array with one embodiment illustrating a tightly coupled VLSI embodiment with an architecture which can be extended to more widely placed processing elements through the interconnection network which couples multiple processors capable of MIMD mode processing to one another with broadcast of instructions to selected groups of units controlled by a controlling processor. The coupling of the processing elements logic enables dynamic mode assignment and dynamic mode switching, allowing processors operating in a SIMD mode to make maximum memory and cycle time usage. On and instruction by instruction level basis, modes can be switched from SIMD to MIMD. and even into SISD mode on the controlling processor for inherently sequential computation allowing a programmer or complier to build a program for the computer system which uses the optimal kind of parallelism (SISD, SIMD, MIMD). Furthermore, this execution, particularly in the SIMD mode, can be set up for running applications at the limit of memory cycle time. With the ALLNODE switch and alternatives paths a system can be dynamically achieved in a few cycles for many many processors. Each processing element and memory and has MIMD capability the processor s an instruction register, condition register and program counter provide common resources which are used in MIMD and SIMD. The program counter become a base register in SIMD mode. In one embodiment all instruction registers are coupled to form a common broadcast path, and in an alternative embodiment, the ALLNODE switch is utilized as an alternative path for broadcast to all processors coupled by the interconnection network to be chosen as the system of choice.

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

Dynamic multi-mode parallel processor array architecture... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic multi-mode parallel processor array architecture..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic multi-mode parallel processor array architecture... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-2033127

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.