Parallel calculation of serial cyclic redundancy check

Details Parallel calculation of serial cyclic redundancy check Parallel calculation of serial cyclic redundancy check

G - Physics

06

F

354/223

G06F 11/08 (2006.01) H03M 13/09 (2006.01)

Patent

CA 1099022

ABSTRACT A method and apparatus for assuring the accuracy of data received by any device in a computer system from any other device in the same computer system or from another computer system. The existing hardware of a computer system is utilized to generate a cyclic redundant check character each time a unit of data is transmitted. The cyclic redundant check character is concatenated to the right of such data transmitted. Each time that the particular data is received, the check character and the data with which it is associated, is again manipulated in the same manner as in generating the check character. If the data received is the same as the data transmitted, the result of such manipulation is zero. -1-

284163

Affiliated with

Also associated with

Rating

Parallel calculation of serial cyclic redundancy check does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel calculation of serial cyclic redundancy check, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel calculation of serial cyclic redundancy check will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-226330