Instruction pre-fetch circuitry

Details Instruction pre-fetch circuitry Instruction pre-fetch circuitry

G - Physics

06

F

354/230.71

G06F 9/30 (2006.01)

Patent

CA 1129557

ABSTRACT Therein is disclosed high speed digital computer system architecture. System architecture includes a processor for processing machine language digital data and a memory for storing at least machine language instructions for use by the processor. Instructions or data are transmitted between memory and processor by memory input and output busses. Signals are transmitted between computer system and external devices by I/O apparatus. Instruction pre-fetch circuitry is disclosed for fetching from memory, and storing, instructions in advance of instructions being executed by the processor. Also disclosed are a high speed memory and memory input and output busses providing high memory bus bandwidth and simple memory bus interface circuitry. Processor circuitry is disclosed for allowing high speed initiation and execution of instruction sequences. I/O circuitry is disclosed which allows I/O apparatus to easily adapt to a variety of external devices or to changes in computer machine language or instructions.

391041

Affiliated with

Also associated with

Rating

Instruction pre-fetch circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction pre-fetch circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction pre-fetch circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-451734