A clock buffer with adjustable delay and fixed duty cycle...

Details A clock buffer with adjustable delay and fixed duty cycle... A clock buffer with adjustable delay and fixed duty cycle...

G - Physics

06

F

G06F 1/10 (2006.01) H03K 5/15 (2006.01)

Patent

CA 2057400

A clock buffer circuit for a computer system, and a computer system incorporating the same, are disclosed. The clock buffer circuit includes a differential input buffer for receiving the input clock signal, with its output coupled to the input of a phase locked loop (PLL). The switching level of the differential input buffer is adjustable, either by adjusting the DC bias applied to the input clock signal, or by adjusting the reference signal, which changes the point in the cycle of the input clock signal at which the differential buffer switches. The PLL synchronizes its output to an edge of the output of the differential buffer, but maintains the same duty cycle (e. g., 50%). Accordingly, the clock buffer circuit may have its delay adjusted, by modifying a voltage divider, applying a variable voltage, or programmably via a digital-to-analog converter, to match the delays of other clock buffer circuits in the computer system, reducing the clock skew in the system. A sine wave may be used as the input cloak signal, so that harmonic noise is reduced in the system.

Affiliated with

Also associated with

Rating

A clock buffer with adjustable delay and fixed duty cycle... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with A clock buffer with adjustable delay and fixed duty cycle..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A clock buffer with adjustable delay and fixed duty cycle... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1420634