G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 9/38 (2006.01)
Patent
CA 2261084
An apparatus for integer exception register (XER) renaming and methods of using the same are implemented. In a central processing unit (CPU) having a pipelined architecture, integer instructions that use or update the XER may be executed out-of-order using the XER renaming mechanism. Any instruction that updates the XER has an associated instruction identifier (IID) stored in a register. Subsequent instructions that use data in the XER use the stored IID to determine when the XER data has been updated by the execution of the instruction corresponding to the stored IID. As each instruction that updates XER data is executed, the data is stored in an XER rename buffer. Instructions using XER data then obtain the updated, valid, XER data from the rename buffer. In this way, these instructions can obtain valid XER data prior to completion of the preceding instructions. The XER data is retrieved from the XER rename buffer by indexing into the buffer by using an index derived from the stored IID. Because the updated XER data is available in the rename buffer before the updating instruction completes, out- of-order execution of instructions using or updating XER data is thereby realized.
Fry Richard E.
Nguyen Doug Q.
Williams Albert T.
International Business Machines Corporation
Rosen Arnold
LandOfFree
A data processing system having an apparatus for exception... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with A data processing system having an apparatus for exception..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A data processing system having an apparatus for exception... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1666708