G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 11/16 (2006.01) G06F 13/00 (2006.01)
Patent
CA 2530013
Each time a sync controller sequentially issues a read request to a memory controller, a count value of a first counter is incremented. When a read operation is conducted for the read request, a count value of a second counter is incremented and the data is transferred to a standby computer. If a memory write instruction is issued during a memory copy operation, an address comparator compares a write address of the memory write instruction with the count values of the first and second counters. If the write address is more than the count values, the memory write operation is permitted. If the write address is equal to the count value of the first counter, the process waits for termination of the data read operation. Otherwise, the write operation is immediately permitted and the write data is transferred to the sync controller. Data of a memory on the active side can be hence copied onto the standby computer without stopping the system operation.
Corporation Nec
G. Ronald Bell & Associates
LandOfFree
A fault tolerant computer system and a synchronization... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with A fault tolerant computer system and a synchronization..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A fault tolerant computer system and a synchronization... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1815265