A repeatable data error correction system

Details A repeatable data error correction system A repeatable data error correction system

H - Electricity

03

M

H03M 13/41 (2006.01) H03M 13/23 (2006.01) H03M 13/29 (2006.01) H03M 13/45 (2006.01)

Patent

CA 2293079

A data error correction system is provided which is capable of executing repeated error correction processing, and which improves the quality of communication lines by allowing repeated corrections of errors generated in the transmission line. The data error correction system comprises a Viterbi decoder 13 for decoding a designated encoded data from a buffer 12 and a block decoder for executing decoding of the data corresponding to a length of a block code after being decoded from the Viterbi decoder 13, when error correction is possible. When error correction is not possible, the data error correction system controls execution of re-decoding by the Viterbi decoder for executing error correction of the data corresponding to a length of a block code whose correction has not been possible yet at this stage.

Affiliated with

Also associated with

Rating

A repeatable data error correction system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with A repeatable data error correction system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A repeatable data error correction system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1621182