A system and method for packaging integrated circuits

H - Electricity – 01 – L

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

H01L 21/44 (2006.01) H01L 21/48 (2006.01) H01L 21/50 (2006.01) H01L 21/66 (2006.01) H01L 23/498 (2006.01) H01L 25/065 (2006.01) H05K 1/11 (2006.01) H05K 1/14 (2006.01) H05K 1/18 (2006.01) H05K 3/34 (2006.01) H05K 3/42 (2006.01) H05K 3/46 (2006.01)

Patent

CA 2290396

A system and method for efficiently interconnecting a plurality of ICs (10), thereby improving the electrical performance of the overall system while reducing contact degradation due to stress that results from differences in the coefficients of thermal expansion of the various components during thermal cycling.

La présente invention concerne un système et un procédé permettant d'interconnecter de façon efficace plusieurs circuits intégrés (10) de manière que l'on améliore la performance électrique de tout le système tout en réduisant la dégradation des contacts provoquée par les contraintes résultant des différences de coefficients d'expansion thermique des différents composants au cours des variations cycliques de température.

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

A system and method for packaging integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with A system and method for packaging integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A system and method for packaging integrated circuits will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-1353846

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.