H - Electricity – 05 – K
Patent
H - Electricity
05
K
H05K 1/11 (2006.01) H01L 21/66 (2006.01) H01L 23/498 (2006.01) H01L 25/065 (2006.01) H05K 1/14 (2006.01) H05K 1/18 (2006.01) H05K 3/34 (2006.01) H05K 3/42 (2006.01) H05K 3/46 (2006.01)
Patent
CA 2295541
A system and method for efficiently interconnecting a plurality of ICs (10), thereby improving the electrical performance of the overall system. In one embodiment of the system of the present invention, a plurality of carriers (12) corresponds to a plurality of ICs (10), and a board (14) has a plurality of board regions (16) for receiving the plurality of ICs (10) and are arranged so as to be attached to a backplane (711) forming a vertical stack of boards (714).
L'invention concerne un système et un procédé permettant d'interconnecter efficacement une pluralité de circuits intégrés (10), ce qui améliore la performance électrique de l'ensemble du système. Selon un mode de réalisation du système de l'invention, une pluralité de supports (12) correspondent à une pluralité de circuits intégrés (10), et une carte (14) présente une pluralité de zones (16) destinées à recevoir la pluralité de circuits intégrés (10) et disposées de manière à être fixées à un fond de panier (711), formant ainsi un empilement vertical de cartes (714).
Avery George E.
Beal Samuel W.
Brown Sammy K.
Todd Tom L.
Wiggin Andrew K.
Alpine Microsystems Inc.
Smart & Biggar
LandOfFree
A system and method for packaging integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with A system and method for packaging integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A system and method for packaging integrated circuits will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1538746