Adaptive cache miss prediction mechanism

Details Adaptive cache miss prediction mechanism Adaptive cache miss prediction mechanism

G - Physics

06

F

G06F 12/02 (2006.01) G06F 12/08 (2006.01)

Patent

CA 2089437

In a data processing system which employs a cache memory feature, a method and exemplary special purpose apparatus for practicing the method are disclosed to lower the cache miss ratio for called operands. Recent cache misses are stored in a first in, first out miss stack, and the stored addresses are searched for displacement patterns thereamong. Any detected pattern is then employed to predict a succeeding cache miss by prefetching from main memory the signal identified by the predictive address. The apparatus for performing this task is preferably hard wired for speed purposes and includes subtraction circuits for evaluating variously displaced addresses in the miss stack and comparator circuits for determining if the outputs from at least two subtraction circuits are the same indicating a pattern yielding information which can be combined with an address in the stack to develop a predictive address. The cache miss prediction mechanism is adaptively selectively enabled by an adaptive circuit that develops a short term operand cache hit ratio history and responds to ratio improving and ratio deteriorating trends by accordingly enabling and disabling the cache miss prediction mechanism.

Affiliated with

Also associated with

Rating

Adaptive cache miss prediction mechanism does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adaptive cache miss prediction mechanism, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive cache miss prediction mechanism will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1428407