G - Physics – 05 – B
Patent
G - Physics
05
B
G05B 15/02 (2006.01) G06F 12/14 (2006.01) G07B 17/00 (2006.01) G07B 17/02 (2006.01)
Patent
CA 2137494
The microcontroller system is comprised of a programmable microprocessor, a plurality of memory units having a plurality of addressable memory registers. The memory units are in bus communication with the programmable microprocessor and an application specific integrated circuit. The application specific integrated circuit includes a circuit for dividing the memory units into a plurality of addressable regions in response to programming of the programmable microprocessor. The microprocessor is programmed such that the initial address for each of the regions is assigned by the most significant addressable bits, and the uppermost address for the region being programmably defined by uppermost address for the region. The circuit includes an address register. The microprocessor can address each of the memory registers and write a respective uppermost address in the respective one of the registers. Each of the addresses corresponding to the uppermost addressable registers of the respective memory device. A comparator circuit is provided for comparing the least significant bits of an address generated by the microprocessor to the least significant bits of the uppermost address, and generating an output signal only if the address generated by the microprocessor is less than the uppermost address.
Lee Young W.
Moh Sungwon
Muller Arno
Pitney Bowes Inc.
Sim & Mcburney
LandOfFree
Address decoder with memory allocation and illegal address... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address decoder with memory allocation and illegal address..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address decoder with memory allocation and illegal address... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1491190