G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 13/16 (2006.01) G06F 12/06 (2006.01) G07B 17/00 (2006.01)
Patent
CA 2137508
The micro-controller system is comprised of a programmable microprocessor, a plurality of memory units having a plurality of addressable memory registers. The memory units are in bus communication with the programmable microprocessor and a application specific integrated circuit. The application specific integrated circuit includes a circuit for dividing the memory units into a plurality of addressable regions in response to programming of the programmable microprocessor. The microprocessor is programmed such that the initial address for each of the regions is assigned by the most significant addressable bits, and the upper most address for the region being programmable defined by upper most address for the region. The circuit includes an address registers. The microprocessor can address each of the memory register and writing a respective upper most address in the respective one of the registers, the respective address corresponding upper most addressable registers of the respective addressable regions of the memory means.
Lee Young W.
Moh Sungwon
Muller Arno
Pitney Bowes Inc.
Sim & Mcburney
LandOfFree
Address decoder with memory allocation for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address decoder with memory allocation for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address decoder with memory allocation for a... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1479944