G - Physics – 06 – F
Patent
G - Physics
06
F
354/237, 352/81
G06F 12/06 (2006.01) G11C 8/00 (2006.01) G11C 8/18 (2006.01)
Patent
CA 1275329
ABSTRACT Apparatus is disclosed for selecting a group of address signals to be applied to a memory unit array and for applying the address signals to the memory unit array to permit the activity associated with the address signals to be completed. The apparatus generates a multiplicity of signals controlling a latch- type buffer storage unit. The first generated signal insures that the signal controlling the buffer storage unit is active during application of the address signals to the system bus. The second generated signal overlaps the first generated signal and extends the signal controlling the buffer storage unit a small amount. The third generated signal overlaps the second generated signal and extends the signal controlling the buffer storage unit for the period of time necessary to utilize the memory unit array.
528351
Henry John F. Jr.
Natusch Paul J.
Senerchia David C.
Digital Equipment Corporation
Henry John F. Jr.
Natusch Paul J.
Senerchia David C.
Smart & Biggar
LandOfFree
Apparatus and method for addressing semiconductor arrays in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for addressing semiconductor arrays in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for addressing semiconductor arrays in... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1264412