G - Physics – 06 – F
Patent
G - Physics
06
F
354/233, 354/230
G06F 13/36 (2006.01) G06F 9/22 (2006.01) G06F 9/38 (2006.01) G06F 12/06 (2006.01)
Patent
CA 1208802
Abstract of the Disclosure A multi-microprocessor implemented data processing system having a single cycle data transfer capability for its memory mapped peripheral devices is described. A host or controlling microprocessor provides address and control signals for memory accesses. In addition, it also determines that a peripheral operation is desired. When this occurs, a command is sent to the selected peripheral and a memory cycle, fetch or store, for the data transfer is initiated. The address bus is provided with the memory address for the needed data and a special decode that indicates the unique nature of this memory access. Logic circuit means are provided to detect the special decode and to intercept the data bus at the appropriate point in the bus cycle in response thereto. The logic circuit means is adapted to then responsively apply the correct control signals to the peripheral to enable the desired data transfer after the data bus has been intercepted.
462900
Buonomo Joseph P.
Losinger Raymond E.
Oliver Burton L.
International Business Machines Corporation
Rosen Arnold
LandOfFree
Apparatus and method for direct memory to peripheral and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for direct memory to peripheral and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for direct memory to peripheral and... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1317878