G - Physics – 06 – F
Patent
G - Physics
06
F
354/191
G06F 7/52 (2006.01) F02B 75/02 (2006.01)
Patent
CA 1097818
ABSTRACT OF THE DISCLOSURE A scientific processing unit includes apparatus for performing floating point multiplication operations with operands in binary coded form. The apparatus is constructed from standard multibit LSI microprocessor chips organized into a number of vertical slices. Each chip includes an arithmetic logic unit (ALU) random access memory. The ALU's are used to generate a predetermined number of submultiples of a mantissa portion of a floating point number which are stored in the chips memories. The submultiples are generated by multiplying the mantissa by predetermined factors which correspond to the values of multiplier digit positions selected during the multiplication operation. The apparatus further includes selection circuits which provide for selection of the least significant bit positions from each of a number of groups of multiplier digits during the multiplication operation. The least significant bit positions selected are used to read out the entire submultiple from the chip memories which thereafter are summed to produce a final product. -1-
300810
Honeywell Information Systems Inc.
Smart & Biggar
LandOfFree
Apparatus for performing floating point arithmetic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for performing floating point arithmetic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for performing floating point arithmetic... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-939317