Architecture for increasing density of channel bank in...

Details Architecture for increasing density of channel bank in... Architecture for increasing density of channel bank in...

H - Electricity

04

L

H04L 5/02 (2006.01) H04B 14/02 (2006.01) H04M 3/00 (2006.01) H04Q 1/10 (2006.01)

Patent

CA 2315557

A double density channel bank architecture compatible with an existing D4 backplane and D4 channel units transmits or receive PCM data on the PAM bus, while simultaneously transmitting or receiving PCM data on the PCM bus. A double density channel unit (CU) provides data for two transmit and two receive T-1 timeslots to increase the capacity of a D4 channel bank from 48 channels to 96 channels. Channel bank timing of PCM data on the PAM bus provides isolation of PCM data and PAM signals on PAM bus. Double density transmit and receive units each support an additional DS1. The receive unit transmits a signal on both CU channels to indicate T-1 failure and to commence trunk processing.

Affiliated with

Also associated with

Rating

Architecture for increasing density of channel bank in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for increasing density of channel bank in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for increasing density of channel bank in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1461067