Arrangement for converting binary input signal into...

Details Arrangement for converting binary input signal into... Arrangement for converting binary input signal into...

H - Electricity

03

C

332/32, 332/46

H03C 3/00 (2006.01) H04L 25/03 (2006.01)

Patent

CA 2035293

In order to effectively reduce a memory size of each of two memories provided in an arrangement for converting a binary input data into the corresponding in- phase and quadrature signals, a memory output controller and a sequential logic are provided. The memory output controller includes two polarity control circuits and two input data selectors. The two polarity control circuits are respectively coupled to the two memories, while the two input data selectors are preceded by and coupled to both of the two polarity control circuits. Each of the two polarity control circuits reverses the polarity of the output of the associated memory according to the output of the sequential logic. On the other hand, each of the two input data selectors is arranged to selectively acquire the outputs of the two polarity control circuits depending on the output of the sequential logic.

Affiliated with

Also associated with

Rating

Arrangement for converting binary input signal into... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arrangement for converting binary input signal into..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement for converting binary input signal into... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1833213