Arrangement for program interruption

Details Arrangement for program interruption Arrangement for program interruption

G - Physics

06

F

354/230.85

G06F 9/00 (2006.01) G06F 9/48 (2006.01)

Patent

CA 1115851

ARRANGEMENT FOR PROGRAM INTERRUPTION Abstract of the Disclosure In a microprogram controlled processor a master mask signal, generated selectively under microprogram control, synchronizes the handling of asynchronously generated interruption requests to desired sequence stages in the interpretation of program instructions. A programmed interrupt request (PIRR) associated with the interruption priority level of the program currently in control of the processor is maintained effective for a limited period of time after the associated program assumes control. This period is determined by the presence of a PIRR (-bit) which is interruptable by any higher priority level inter- rupt request. If a PIRR bit representing an interrupted program is still on when servicing of a higher priority level interrupt request is concluding control is returned to the interrupted program. In order to avoid possibly locking out programs which are not associated with asynchronously generated interrupt requests -- e.g., supervisor programs -- a pre-settable interval timer is provided for operating after a predetermined time interval to force the setting of a PIRR bit and thereby force control to be transferred eventually to such programs. GE9-76-023

317422

Affiliated with

Also associated with

Rating

Arrangement for program interruption does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arrangement for program interruption, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement for program interruption will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1105937